|
|
Related experiment notes and graphics:
Small signal amplifier lab calculations for JFET gate resistance, DC and AC load lines, and total input and output impedances.
This graphic image maybe used for publications, web sites, or any print or electronic media with the express intent
that the image is not altered and the author properly sited. You agree to these conditions upon any use of this image.
|
